Question
Download Solution PDFCMOS logic families are associated with:
1. Low power dissipation
2. High noise immunity
3. Low Fan-out
4. Comparatively high logic voltage swing
Answer (Detailed Solution Below)
Detailed Solution
Download Solution PDFComplementary Metal-oxide-semiconductor (CMOS) uses complementary & symmetrical pair of P-type & N-type MOSFETS.
1. The two important characteristics of CMOS devices are high noise immunity and low power dissipation.
2. In CMOS, during static operation at a time, only one MOS is ON i.e. either PMOS or NMOS. So there is no direct path from the power supply to the ground. Hence, Power dissipation in CMOS is low in static operation but it has high power dissipation in dynamic operation.
3. Fanout of CMOS is high.
4. The gate has an almost ideal voltage-transfer characteristic. The logic swing is equal to the supply voltage and is not a function of the transistor sizes. The noise margins of asymmetrical inverter (where PMOS and NMOS transistors have equal current driving strength) approach VDD/2. The steady-state response is not affected by fanout.
A comparison of the given logic families is as shown:
|
TTL |
ECL |
CMOS |
Fan-In |
12-14 |
> 10 |
> 10 |
Fan-Out |
10 |
25 |
50 |
Power Dissipation (mW) |
10 |
175 |
0.001 |
Noise Margin |
0.5 V |
0.16 V (lowest) |
1.5 V (Highest) |
Propagation Delay (ns) |
10 |
< 3 (lowest) |
50 (Highest) |
Noise Immunity |
Very good |
Good |
excellent |
Last updated on Jun 23, 2025
-> UPSC ESE result 2025 has been released. Candidates can download the ESE prelims result PDF from here.
-> UPSC ESE admit card 2025 for the prelims exam has been released.
-> The UPSC IES Prelims 2025 will be held on 8th June 2025.
-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.
-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.